Recent questions tagged x86

asked Oct 24, 2021 in Technique[技术] by 深蓝 (71.8m points)

x86 64 - How to tell length of an x86-64 instruction opcode using CPU itself?

0 like 0 dislike

555 views 1 answer

asked Oct 24, 2021 in Technique[技术] by 深蓝 (71.8m points)

x86 Assembly: Division Floating Point Exception dividing by 11

0 like 0 dislike

732 views 1 answer

asked Oct 24, 2021 in Technique[技术] by 深蓝 (71.8m points)

x86 16 - Assembly multiplication of 16-bit x 32-bit => 48-bit

0 like 0 dislike

775 views 1 answer

asked Oct 24, 2021 in Technique[技术] by 深蓝 (71.8m points)

x86 - What is the gcc cpu-type that includes support for RDTSCP?

0 like 0 dislike

1.1k views 1 answer

asked Oct 24, 2021 in Technique[技术] by 深蓝 (71.8m points)

x86 - Data bus width and word size

0 like 0 dislike

706 views 1 answer

asked Oct 24, 2021 in Technique[技术] by 深蓝 (71.8m points)

x86 64 - Linux's security measures against executing shellcode

0 like 0 dislike

561 views 1 answer

asked Oct 24, 2021 in Technique[技术] by 深蓝 (71.8m points)

x86 - Write a Fizz program in assembly / Using C library

0 like 0 dislike

546 views 1 answer

asked Oct 24, 2021 in Technique[技术] by 深蓝 (71.8m points)

x86 64 - How is CR8 register used to prioritize interrupts in an x86-64 CPU?

0 like 0 dislike

951 views 1 answer

asked Oct 24, 2021 in Technique[技术] by 深蓝 (71.8m points)

x86 - Cannot read disk sectors in assembly language

0 like 0 dislike

717 views 1 answer

asked Oct 24, 2021 in Technique[技术] by 深蓝 (71.8m points)

x86 - How to represent octal numbers in Assembly?

0 like 0 dislike

806 views 1 answer

asked Oct 24, 2021 in Technique[技术] by 深蓝 (71.8m points)

x86 - The most correct way to refer to 32-bit and 64-bit versions of programs

0 like 0 dislike

505 views 1 answer

asked Oct 24, 2021 in Technique[技术] by 深蓝 (71.8m points)

x86 - (NASM) (80x86) Bootloader NEEDS xor ax, ax

0 like 0 dislike

705 views 1 answer

asked Oct 24, 2021 in Technique[技术] by 深蓝 (71.8m points)

x86 assembly 16 bit vs 8 bit immediate operand encoding

0 like 0 dislike

515 views 1 answer

asked Oct 24, 2021 in Technique[技术] by 深蓝 (71.8m points)

x86 - What is the difference between _mm512_load_epi32 and _mm512_load_si512?

0 like 0 dislike

752 views 1 answer

asked Oct 24, 2021 in Technique[技术] by 深蓝 (71.8m points)

x86 - Regarding cmp / jg, jle, etc in AT&T syntax assembly

0 like 0 dislike

1.4k views 1 answer

asked Oct 24, 2021 in Technique[技术] by 深蓝 (71.8m points)

x86 - Conditional jump instructions in MSROM procedures?

0 like 0 dislike

481 views 1 answer

asked Oct 24, 2021 in Technique[技术] by 深蓝 (71.8m points)

x86 64 - Why am I seeing more RFO (Read For Ownership) requests using REP MOVSB than with vmovdqa

0 like 0 dislike

488 views 1 answer

asked Oct 24, 2021 in Technique[技术] by 深蓝 (71.8m points)

x86 - SSE multiplication of 2 64-bit integers

0 like 0 dislike

761 views 1 answer

asked Oct 24, 2021 in Technique[技术] by 深蓝 (71.8m points)

x86 - assembly cltq and movslq difference

0 like 0 dislike

674 views 1 answer

asked Oct 24, 2021 in Technique[技术] by 深蓝 (71.8m points)

x86 - When using a mask register with AVX-512 load and stores, is a fault raised for invalid accesses to masked out elements?

0 like 0 dislike

835 views 1 answer

asked Oct 24, 2021 in Technique[技术] by 深蓝 (71.8m points)

x86 64 - Calling C function from x64 assembly with registers instead of stack

0 like 0 dislike

730 views 1 answer

asked Oct 24, 2021 in Technique[技术] by 深蓝 (71.8m points)

x86 - Assembly code to return smallest integer in array instead randomly returns either last or second to last number

0 like 0 dislike

526 views 1 answer

asked Oct 24, 2021 in Technique[技术] by 深蓝 (71.8m points)

x86 - Was there a P4 model with double-pumped 64-bit operations?

0 like 0 dislike

474 views 1 answer

asked Oct 24, 2021 in Technique[技术] by 深蓝 (71.8m points)

x86 - Why jnz requires 2 cycles to complete in an inner loop

0 like 0 dislike

392 views 1 answer

asked Oct 24, 2021 in Technique[技术] by 深蓝 (71.8m points)

x86 - The ordering of L1 cache controller to process memory requests from CPU

0 like 0 dislike

444 views 1 answer

asked Oct 24, 2021 in Technique[技术] by 深蓝 (71.8m points)

x86 multi-byte NOP and instruction prefix

0 like 0 dislike

886 views 1 answer

asked Oct 24, 2021 in Technique[技术] by 深蓝 (71.8m points)

x86 - How does the indexing of the Ice Lake's 48KiB L1 data cache work?

0 like 0 dislike

540 views 1 answer

asked Oct 24, 2021 in Technique[技术] by 深蓝 (71.8m points)

x86 - assembly check if number is even

0 like 0 dislike

1.0k views 1 answer

Categories

Just Browsing Browsing

Most popular tags